Abstrtict-A general gain-enhancement technique for operational amplifiers using a replica amplifier is described. Unlike conventional techniques such as cascoding, which increases the gain by increasing the output resistance, the replica-amp technique increases the gain by matching the main and the replica amps. Among the advantages of the replica-amp technique are low supply, high swing, and effectiveness with resistive loads. This technique has been demonstrated in a 1.2-pm CMOS two-stage op amp. Operating from + 1-V supplies, the op amp has an effective open-loop dc gain of greater than 10000, while maintaining a high swing of 100 mV from either supply rails. The gain-enhancement circuit is shown to have only a small effect on the settling time experimentally, analytically, and in SPICE simulation.
I. INTRODUCTION P ORTABLE systems are currently moving from 5-V, to 3.3-V supplies, with a trend toward even lower supply voltages. At these low supply voltages, the design of analog circuits is extremely challenging. The key bottleneck is the operational amplifier, which typically requires high openloop gain and high-frequency response to minimize errors in the output voltage, and high output swing to maximize the signal-to-noise ratio, especially in low-supply applications.
Obtaining high open-loop gain, however, is difficult in modern MOS processes due to the small intrinsic gain of shortchannel MOS transistors. Although long-channel transistors or subthreshold operations improve gain, the frequency response is sacrificed. A number of circuit techniques have been used to increase the gain by increasing the output resistance. Fig.  1 (a) shows a simplified version of the popular cascode. The output resistance is increased by a factor of g~TO, so the voltage gain is increased by the same factor [1] . This increase in gain, however, is achieved at the expense of the output swing. Although 1 VDs,sAT is necessary to saturate the bottom transistor, typically a safety margin Vm.rgi. isacklecl to ensure that the bottom transistor operates in the saturation region. Taking into account the additional 1 VDs,sAT for the top transistor, the maximum swing from supply is 2 VDS,SAT + Vmargin. Since both VDS,SAT and Vmargin are on the order of 200 mV, the sacrifice in output swing can be very large, especially in low-supply circuits. Fig. 1(b) shows the active cascode circuit [2] , [3] . By adding an additional amplifier, the output resistance is increased by the additional Manuscript received May 19, 1993; revised July 23, 1993 . This work was supported by National Science Foundation and DARPA Contract MIP-91 17724. The test chip was fabricated by MOSIS.
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gain of A. Since the circuit requires a regular cascode, it suffers the same output-swing limitation of 2 VDS,SAT + vm~rgin. A number of circuits using positive feedback to bootstrap the output resistance have been reported [4]- [6] . Fig. 1(c) shows an example from [4] , It can be shown that in the worst case, the gain enhancement is turned off when the output swings within 2 V~S,SAT + V&rgin + VT from the SUpply. This limitation is quite severe since VT is typically on the order of 700 mV. Although other positive feedback circuits such as [7] may not suffer as severe an output-swing limitation, in most cases the output swing is limited to 2 VDS,SAT + Vmargin due to the use of cascode; or VT, due to the use of common-source amplifier; or both. In addition, the use of positive feedback can result in instability and is generally awkward to implement in a fully differential topology.
The three techniques previously described improve gain by increasing the output resistance and therefore are tmsuitable for driving resistive loads. The use of source follower as the output buffer compromises the output swing further and hence is not an attractive option for driving resistive loads. Moreover, the increased output resistance makes the amplifier susceptible to stray conductance effects, such as impact ionization and leakage currents.
Switched-capacitor techniques [8] , [9] can be used to reduce the finite-gain error. However, they are useful only in limited applications. Furthermore, the switched-capacitor techniques require an additional clock cycle to remove the finite-gain error, and the improvement is strongly affected by input capacitance of the op amp [8] or by the common-mode rejection [9] .
In this paper, we describe an effective open-loop gainenhancement technique that does not require the use of cascode, thereby maximizing the output swing and the input common-mode range; and it does not recjttire the use of long-channel transistors or subthreshold operations, thereby maximizing the speed. However, if desired, the technique can be used in combination with conventional techniques such as caicoding to further increase the open-loop gain. In addition, the gain enhancement remains effective even with moderate resistive loads. The gain-enhancement technique to be described can be used with any operational amplifier topologies, including two-stage, folded-cascode,
and class AB-single ended or differential. In the following sections, we present the general gain-enhancement technique, followed by a two-stage implementation example chosen to demonstrate the technique in a low-voltage application. Although the technique is general and can be applied to most switched capacitor circuits, our discussion will focus on continuous-time operation.
II. PRINCIPLEOF THE REPLICA-AMPGAIN ENHANCEMENT

A. Transconductance Building Block
For the purpose of discussion, consider a transconductance amplifier with a finite output resistance rO. As an example, an inverting amplifier using such a transconductance amplifier is shown in Fig. 2 , with feedback.
Assuming that the elements Z~and Zg are capacitors and the initial charges on the capacitors are zero, the low-frequency output voltage is given by where ,/3 =~, the ratio of the two impedances in the feedback network, and the low-frequency open-loop voltage gain aO = gmrO. It can be seen from (1) that the finite gain (2) a.
(2) states that the error decreases as the open-loop gain increases. In the limit when the open-loop gain goes to infinity, the finite-gain error goes to zero, and the output achieves an ideal VOkage Of '/?vl.
B. Basic Description of the Gain-Enhancement Technique
Fig . 3 shows the enhancement technique using a replica amplifier RA. For simplicity, we first assume that Aro is zero, in which case the replica amp is identical to the main amplifier MA and has the same feedback network as MA. The input voltage III is applied to both MA and RA in parallel. Since RA is used in the same inverting configuration as the simple op amp shown in Fig. 2 , the output voltage of the replica amplifier Vor is already very close to the ideal output voltage within the finite-gain error given in (2). Since the coupling transconductance amplifier CA is connected in parallel with the inputs of the replica amplifier, CA produces a current ix, which is the same as the current ix produced by RA. This current i,y from CA is injected into the output resistance TOof the main amplifier, producing a voltage that is already close to the ideal voltage. Therefore, MA provides only a small amount of error current Az~. to bring the output voltage even closer to the ideal voltage of -@uI. Since the input voltage needs to change by only a small amount to produce .Aix, the effective open-loop gain is increased. Analysis shows that the dc output voltage of the main amplifier is ()
orresponding to an error given by
) ./
Comparing (2) to (4), we see that the error term has been reduced by the factor of &,
increasing the effective openloop gain by the same factor. When the closed-loop gain P is small and aO is large, the enhancement factor is potentially very large. In such cases, the actual improvement is limited by the matching between the main and the replica amps, as will be shown later.
C. Minimizing Power and Chip Area
The coupling amplifier CA, though shown as identical to both MA and RA, can be implemented with just a single transistor, as will be demonstrated in the two-stage example. In addition, RA need not be identical to MA. In Fig. 4 , the transistors of the replica amplifier are scaled down by a factor of lV in width from those of the main amplifier. The feedback network is also scaled by the same factor. As a result, the additional amount of chip area and power due to the addition of the replica amplifier can be minimized. Analysis shows that the output voltage in this case is unchanged from that given in (3). It is estimated that the replica amp can be scaled down in width by a factor of about 3 without significantly increasing the input-referred noise of the amplifier.
D. Effect of Mismatch
Previous analyses for Figs. 3 and 4 assume that MA and RA are perfectly matched. In practice, mismatch limits the gainenhancement factor. Since mismatch is most likely dominated by the mismatch in output resistance, we consider this effect when the output resistance of RA in Fig. 3 is r-O+ Aro, where ArO is no longer zero. It can be shown that
Comparing (1) with (5), we see that the error due to finite gain is reduced by ' gain enhancement factor = -& = &.
o As can be seen from (6), for a syo mismatch between MA and RA, the effective gain-enhancement factor is 20. Other sources of mismatch can be similarly analyzed.
E. Gain Enhancement when Resistively Loaded
Conventional gain-boosting techniques such as cascoding increase the gain by increasing the output resistance. Amplifiers built with such techniques suffer significant gain reduction when they drive resistive loads. In contrast, Fig. 5 shows the case when the present technique is used with two identical external resistive loads RL added to both MA and RA. Analysis shows that even when RL is many times smaller than rO, the effective open-loop gain of MA remains almost unchanged. When RL is more than an order of magnitude smaller than r., the effective open-loop gain does go down, though the gain enhancement remains effective. The enhancement factor 'L This analysis is predicated on the fact in this case is~. that the resistive loads are matched much better than the output resistance of MA and RA. This condition is generally satisfied, since typical on-chip poly resistors are much better matched than the output resistance of MOS transistors; and for off-chip resistive loads, the resistors can also be closely matched.
III. CIRCUIT IMPLEMENTATION
A. Circuit Description
The technique described above can be applied in principle to any operational amplifier built with transconductance stages. To demonstrate the concept, a two-stage op-amp topology without cascode is chosen to maximize the output swing. In Fig. 6 , the top half of the circuit is the main amp and the bottom half is the replica amp. For simplicity, no scaling is used, and RA is an exact replica of MA if we ignore the small da~,hed box near the output of RA. We will return to that box later. The external feedback networks are such that the same ratio D is maintained between MA and RA. Although a singleended topology is chosen, the application of the replica-amp gain enhancement technique to a fully differential topology is straightforward. All the transistors used are of minimum gate length of 1.2~m, with the exception of the output PMOS current source transistors MP4 and MPX4, which have a gate length of 1.8~m. In a two-stage op-amp design, though the gain-boosting technique can be applied to the first, the second, or both stages, for simplicity the technique is applied only to the second stage.
The coupling amplifier is implemented with just a single transistor, MN4, which is connected in parallel with the second stage of RA. Since MN4 and MNX3 are connected in parallel, with O V applied to the input of the main amp, MN4 already prcwides the necessary current such that the output of the main amp is the same as that of the replica amp. This output voltage differs from the ideal value by the small error voltage given by (2). Therefore, transistor MN3 provides a small amount of error current Aix. As a result, for a given output voltage, 
B. Settling Time Considerations
Qualitatively, from Fig. 3 , we see that MA and RA are driven in parallel by the input voltage WI, each with its independent feedback network. In the worst case, we expect the settling time to be no more than the time it takes for the replica amp to settle first plus the time it takes for the main amp to settle. In other words, the worst-case settling time is 2 -r,, where~~is the settling time when no enhancement is applied using a replica amp. Therefore, there is no possibility of any settling components slower than 2~,. In practice, MA and RA settle more or less in parallel, so the actual settling time is less than 2 T.. A more rigorous quantitative analysis for a two-stage op amp is shown in Appendix I. The analysis indicates that in closed loop, the added poles are at the same location as the original poles without the replica-amp gain enhancement. It is shown that if the replica amp has the same load capacitance as the main amp, the settling time is approximately 1.3~,. In the limit, when the replica amp load capacitance is reduced to zero, the settling time is essentially just 1 T., the original settling time of the unenhanced op amp. Due to the difficulty of measuring settling accuracy at and greater than .1 YOat tens of MHz speed, SPICE simulation is used to demonstrate the validity of the analytical results summarized in Appendix I. In addition, although Appendix I assumes only a single mismatch in the output resistance, to account for multiple sources of mismatch in any physical implementation of the op amp the Table II , resulting in mismatches in gm, device capacitance, and output resistance. In addition, 170 mismatches in both Cg and CC are also introduced between the main and the replica amps. In order to separate the effect of final de-gain error from the dynamic part of the settling, Fig. 7 shows the percentage difference between the output voltage as a function of time and the final output voltage. Due to the value of the nulling resistor used, one of the two poles shown in Appendix I for the unenhanced op amp is canceled, resulting in a first-order system. Since the Y-axis in Fig. 7 is on a log scale, first-order settling behavior will be a straight line with a slope inversely proportional to the time constant. Ignoring the slight ringing of the gain-enhanced op amp, Fig. 7 shows that both op amps have similar slopes, indicating that the time constant of the exponential decay are similar in both cases. For eight orders of magnitude in the percentage settling, the worst-case increase in settling time is about 16~0. This SPICE result supports our qualitative reasoning as well as quantitative analysis of the replica-amp technique.
C. Noise Contribution from the Replica Amplifier
In Fig. 8(a) , the noise contribution from RA is considered. Fig. 8(b) shows the magnitude of Hll and H21 using SPICE. Fig. 7 . SPICE simulation of the settling behavior. For frequency range above 100 KHz, IH21 I << IHll 1. Hence, from (7), it can be seen that the noise contribution from the replica amplifier to S~,~is negligible. Although for low frequency, l/~noise will be increased, in applications such as switched capacitor circuits the low-frequency noise can be removed using standard offset cancellation techniques.
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IV. EXPERIMENTALRESULTS
The CMOS operational amplifier shown in Fig. 6 is fabricated in a standard 1.2-pm N-well digital CMOS process with single poly and double metal. The test circuit shown in Fig. 9 is used to characterize the performance of the op amp using & 1-V supplies. For the main amplifier, an external effective capacitance of 22 pF in parallel with the effective capacitance from the feedback network gives a total load of 29 pF. The total load capacitance of the replica amp is approximately 19 pF. Fig. 10 shows the step response of the test circuit. The vertical resolution is 200 mV/div, while the horizontal resolution is 50 ns/div. The 1'ZOsettling time is measured to be .55 ns. Within the resolution of the measurement setup, no significant difference in settling time is observed in the unenhanced amplifier with similar loading. This agrees with the theoretical analysis outlined in Appendix I as well as the simulated result. Table II summarizes the measured performance at supplies of :E 1 V. As indicated, the output can swing within 100 mV fronn either supply rails. The effective dc gain is increased by a factor of approximately 13 with no load resistor. When a 1-kfl resistor is added to both MA and RA, the gain drops from 810 to 200 for the unenhanced amplifier. However, when the enhancement circuit is turned on, the gain remains at greater than 10000. It should be noted that the output resistance TO of the amplifier is estimated to be 3 kfl due to high current and short-channel transistors. Thus, the 1 k~load resistance represents approximately~. This result demonstrates the effectiveness of the replica-amp technique when resistive loacls have to be driven. The power and the die area are approximately twice those without enhancement. However, as we have shown, scaling of the replica amplifier can be used to reduce both the power and the area consumption. Fig. 11 shows the die photograph. The chip contains two versions of the same amplifier. The version at the bottom part of the chip is scaled down by a factor of 10 for use with smaller capacitors. The experimental results were obtained from the bigger amplifier shown at the top of the chip. MA and RA are at the top and bottom half of the active area. As can be seen, since no scaling is used for simplicity, MA and RA are identical. Due to the lack of a second-layer poly, the 10-pF metal-poly compensation capacitors occupy a large area.
V. CONCLUSION
Conventional gain-enhancement techniques such as cascoding increase gain at the expense of reduced swing, which can be a major sacrifice in low-supply applications. In addition, since the gain is increased by increasing the output resistance, they are sensitive to impact ionization and resistive loads. In contrast, we have described a technique that increases the gain by matching the main and the replica amplifiers. This technique is general and can be applied to any op amp using transconductance stages. A two-stage topology was chosen to demonstrate the technique in a high-swing, low-supply application. We have shown experimentally that the op amp can be operated at + 1-V supplies, with a dc gain of greater than 10000, with or without 1-k~resistive loads. Qualitative and quantitative analyses indicate that the technique has only a small effect on the settling time, especially if the capacitive load of the replica amp is small compared to that of the main amp. In view of the current trend of ever decreasing supply voltages, the technique offers an attractive alternative to the conventional gain-enhancement methods.
APPENDIX I
The settling time of an operational amplifier typically consists of the initial slew-rate component and the final smallsignal component. In order to show that the replica amplifier has only a small effect on the settling time of the main amplifier, we first note that the gain-enhancement technique does not effect the slew-rate behavior appreciably. Consequently, we focus on the effect of the replica amp on the small-signal component of the settling time. A simplified small-signal model shown in Fig. 12 is used for a two-stage op amp. The top half is the main amp, while the bottom half is the replica amp. The coupling amp, which is connected in parallel with the second stage of RA, is modeled as a voltage-controlled current source with a transconductance of gm2C. RLm and RLV represent the parallel connection of the output resistance of the amplifier and any load resistor for the main and replica amplifiers, respectively. The buffers labeled X 1 in series with the polesplitting compensation capacitors CCm and CC, are added to simplify the analysis by eliminating the right-half-plane zeros typically encountered in two-stage op amps. In the actual implementation of the circuit, the right-half-plane zeros are removed by the nulling resistors as shown in Fig. 6 . Assuming the loading of the capacitive feedback network is negligible, the replica amp has an open-loop transfer function given by UOT ay - Equation (8) shows a second-order system with the dominant pole at -~and the nondominant pole at -~.
To investigate the effect of the replica amplifier on settling time, we first consider the closed-loop transfer function for the unenhanced case. We start with Black's formula, given by 
where we have used the fact that 
IFrom (14), the dc gain is given as which is lower than that of the unenhanced case by the gainen.hancement factor.
Again we derive the closed-loop transfer function for the replica-amp gain enhanced case by substituting (14) into Black's Formula:
(T~TLm S2 + T&f S + flCLm)2 Comparing (12) to (19) , it can be seen that instead of one pair ofcomplex poles given by (13), wehave two coincident pairs. In addition, there is a pair of closed-loop complex zeros given by (17). For the purpose of discussion, we have assumed the poles and zeros given respectively by (13) and (17) are complex. The case when they are real can be similarly considered.
The closed-loop zero and pole locations characterize the settling behavior when the op amp is used in a feedback configuration. For a complex-pole pair -a & jw, the dynamic component of the step response takes the form of e-at cos(tit + 6), where O = tan-l~. Since the imaginary part of the pole location governs the ringing frequency, while the real part governs the decay of the exponential envelope, for simplicity, we consider only the real part in settling time considerations. (13) and (17) show that the real part of the zeros is at half the frequency of the poles. It can be shown that the decay of the exponential envelope to O.1% is about 30% longer in (19) than in (12). This confirms our intuition that the replica amp cannot slow down the main amp by more than a factor of two.
For simplicity, we have ignored the loading effect of the feedback capacitors in the previous analysis. However, detailed analyses show that the feedback capacitors have no significant effect other than increasing the effective load capacitance by &.
The above analysis assumes that the replica amp has the same capacitive load as the main amp. By reducing the capacitive load of the replica amp, the settling time can be further improved. A similar analysis can be carried out with CL. < CLm. In the limit when CLr is zero, we get the closed-loop voltage transfer function: (20) Hence, it can be seen that the real pole-zero pair cancels, leaving a pair of complex poles at the original locations given by (13), when no replica amp is used. Since the pole-zero pair frequency is comparable to the closed-loop bandwidth, even if there is a slight mismatch there is no appreciable settling time increase. Therefore, by decreasing the replica amp load capacitance, the settling time can be made to be much iess than a 3070 increase predicted by the previous analysis. In our implementation, the replica amp capacitive load is significantly lbwer than that of the main amp. Hence, the gain enhancement has only a small effect on the settling time.
